





2T1R REGULATED MEMRISTOR CONDUCTANCE CONTROL ARRAY ARCHITECTURE FOR NEUROMORPHIC COMPUTING USING 28 NM CMOS TECHNOLOGY

Neethu Kuriakose¹, Arun Ashok¹, Kay Winterberg¹, Sabitha Kusuma¹, Christian Grewing¹, André Zambanini¹, Stefan van Waasen^{1,2}

¹ Central Institute of Engineering, Electronics and Analytics ZEA-2 – Electronic Systems, Forschungszentrum Jülich GmbH, Germany

² Communication Systems Department (NTS), University of Duisburg-Essen

1. MOTIVATION

- Computing in memory (CIM) is an innovative computing paradigm, where the computation and storage occur in situ
- Memristors arranged in a crossbar array pattern emulate vector matrix multiplication operations and exhibit high parallelism [1]

The motivation of this work is to implement a conductance control array with regulated sources having the following advantages:


- Reduce the noise effects by rectification of line resistances and potential divider effects in a regular crossbar scheme ^[2] and restriction of sneak path current ^[3]
- Application of a differential voltage across memristors and thus removing virtual ground scenario [4]


2. APPROACH


The objective includes:

- A comparative study of the voltage mode and current mode conductance control techniques
- Development of a computing architecture in 28nm CMOS technology

Conductance Control Circuit








- Microarchitecture in this work includes two control modes of operation:
 - i. Voltage Control Mode
 - ii. Current Control Mode
- The regulated voltage/current source signal is applied across/through the memristor, via voltage/current regulator in voltage/current control mode.

3. TAPED OUT CHIP AND PROPOSED MEASUREMENT SETUP




- Read write verify algorithm is proposed to be implemented using integrated RISC-V architecture.
- A JTAG interface provides digital configurations and pulse width generator set bits for conductance control architecture.

4. DESIGN IMPLEMENTATION AND SIMULATION RESULTS

MCTRL Block

- 2T1R Architecture for memristor array is introduced, where analog conductance state could be obtained by adjusting pulse width and pulse amplitudes or controlling the current through the memristor.
- The memristors are not co-integrated in this architecture, however, pins are provided for accessing external memristors.





Resistance Variation in Current Mode

Resistance - Time

Resistance Variation in Voltage Mode

Neethu Kuriakose
Doctoral Researcher

n.kuriakose@fz-juelich.de

Electronic Systems (ZEA-2)
www.fz-juelich.de/en/zea/zea-2

Vset = 0.5 V,

Vset = 0.75 V,

Pulse width = 1us



—I1+I3

—I2+I4

<u>—l2</u>

Read Verify Algorithm With Layout Parasitics

2 x 2 Array Current with Layout Parasitics

Array Current



This project has received funding from the the German Federal Ministry of Education and Research (BMBF grant number 16ME0398K).

[1] H. Bao et al., "Toward memristive in-memory computing: principles and applications", Frontiers of Optoelectronics, vol. 15(1), 23, 2022 [2] W. L. Ahmad et al., "Analysis of VMM Operations on 1S1R Crossbar Arrays and the Influence of Wire Resistances", IEEE ISCAS, 91-95, 2022 [3] L. Shi et al., "Research progress on solutions to the sneak path issue in memristor crossbar arrays", Nanoscale Adv., vol. 2(5), 1811–1827, 2020

[4] J. Chen et al., "Multiply accumulate operations in memristor crossbar arrays for analog computing", J. Semicond., vol. 42(1), 013104, 2021